Latency Hiding in Parallel Systems: A Quantitative Approach
نویسندگان
چکیده
In many parallel applications, network latency causes a dramatic loss in processor utilization. This paper examines software pipelining as a technique for network latency hiding. It quanti es the potential improvements with detailed, instruction-level simulations. The benchmarks used are the Livermore Loop kernels and BLAS Level 1. These were parallelized and run on the instruction-level RISC simulator DLX, extended with both a blocking and a pipelined network. Our results show that prefetch in a pipelined network improves performance by a factor of 2 to 9, provided the network has su cient bandwidth to accept at least 10 requests per processor.
منابع مشابه
Exploiting Communication Latency Hiding for Parallel Network Computing: Model and Analysis
Very large problems with high resource requirements of both computationand communicationcould be tackled with large numbers of workstations. However, for LAN-based networks, contention becomes a limiting factor, whereas latency appears to limit communication for WAN-based networks, nominally the Internet. In this paper, we describe a model to analyze the gain of communication latency hiding by ...
متن کاملLatency Hiding in Reconfigurable Message - Passing Environments : Quantitative Studies
Communications overhead is one of the most important factors affecting perfonnance in message-passing multicomputers. We present evidence that there exists communications locality, and that this locality is "structured". We propose a number of heuristics that can be used to "predict" the target of subsequent communication requests. Communication latency is hidden through reconfiguring the netwo...
متن کاملCommunication Latency Hiding | Model and Implementation in High-latency Computer Networks Communication Latency Hiding Model and Implementation in High-latency Computer Networks
The potential of large numbers of workstations for solving very large problems is tremendous. Nevertheless, it is often considered inappropriate to parallelize applications with a fair amount of communication on computer networks, because communication via networks with high latency and low bandwidth presents a technological bottleneck. In this paper, a model to analyze the gain of communicatio...
متن کاملThe Effects of Architecture on the Performance on Latency Hiding Via Rapid Context Switching
We study the e ects of cache organization caching policy and network capacity on the performance of latency hiding via fast context switching in large scale shared memory multiprocessors We describe a technique that supports hardware or software initiated switches that works on a commercially avail able processor with register windows Signi cant per formance improvements can be achieved with la...
متن کاملComputer Systems Group Design Issues for Latency Hiding on an Access Decoupled
Future software and hardware technologies will try to provide improved performance by extracting higher levels of parallelism. However the cost of a main memory access-in terms of missed instruction slots-increases with faster processors and greater issue widths. For this reason latency hiding technology remains one of the most important parts of high performance processor designs. In this pape...
متن کامل